https://vital.lib.tsu.ru/vital/access/manager/Index en-us 5 Multiple stuck-at fault testability analysis of ROBDD based combinational circuit design https://vital.lib.tsu.ru/vital/access/manager/Repository/vtls:000723632 Tue 08 Sep 2020 11:02:20 KRAT ]]> A high performance scan flip-flop design for serial and mixed mode scan test https://vital.lib.tsu.ru/vital/access/manager/Repository/vtls:000787714 Mon 23 Nov 2020 09:25:01 KRAT ]]> Deriving approximate logic circuits for TMR technique https://vital.lib.tsu.ru/vital/access/manager/Repository/koha:001015290 Mon 11 Dec 2023 14:42:29 KRAT ]]> Masking circuit faults and Trojan circuit injections using sat solvers https://vital.lib.tsu.ru/vital/access/manager/Repository/koha:000897140 Mon 04 Jul 2022 10:06:54 KRAT ]]> Applying incompletely specified Boolean functions for patch circuit generation https://vital.lib.tsu.ru/vital/access/manager/Repository/koha:000891949 Fri 15 Apr 2022 12:40:27 KRAT ]]> SAT solvers application of deriving all test pairs detecting robust testable PDFs https://vital.lib.tsu.ru/vital/access/manager/Repository/koha:000891948 Fri 15 Apr 2022 12:40:19 KRAT ]]> Masking internal node logical faults and trojan circuits injections with using SAT solvers https://vital.lib.tsu.ru/vital/access/manager/Repository/koha:000567475 Fri 02 Jul 2021 10:00:27 KRAT ]]>