Электронная библиотека (репозиторий) Томского государственного университета
2017 | Matrosova, Anjela Yu.

Add to Quick Collection   All 4 Results

Showing items 1 - 4 of 4.
  • «
  • ←
  • 1
  • →
  • »
Sort:
 Add All Items to Quick Collection
Add   A fault-tolerant sequential circuit design for stuck-at faults and path delay faults
Authors: Matrosova, Anjela Yu. | Kirienko, Irina E. | Nikolaeva, Ekaterina A. | Ostanin, Sergey A.
Source: Вестник Томского государственного университета. Управление, вычислительная техника и информатика. 2017. № 41. С. 61-68
Type: статьи в журналах
Date: 2017
Description: This paper presents a fault-tolerant synchronous sequential circuit design based on self-checking system with low overhead. The scheme has only one self-checking sequential circuit, normal (unprotecte ... More
Add   Detection and masking of Trojan Circuits in sequential logic
Authors: Mitrofanov, Evgenii V. | Ostanin, Sergey A. | Nikolaeva, Ekaterina A. | Matrosova, Anjela Yu.
Source: Proceedings of 2017 IEEE East-West Design & Test Symposium (EWDTS), Novi Sad, Serbia, September 27 – October 2, 2017. [S. l.], 2017. P. 137-140
Type: статьи в сборниках
Date: 2017
Description: A technique of finding a set of sequential circuit
Add   Preventing and masking Trojan Circuits triggering out of working area
Authors: Mitrofanov, Evgenii V. | Ostanin, Sergey A. | Kirienko, Irina E. | Matrosova, Anjela Yu.
Source: 2017 European Conference on Circuit Theory and Design (ECCTD), September 4-6, 2017, Catania, Italy. [S. l.], 2017. P. [1-4]
Type: статьи в сборниках
Date: 2017
Description: Inserting malicious sub-circuits that may cause a
Add   Simplification of fully delay testable combinational circuits and finding of pdf test pairs
Authors: Matrosova, Anjela Yu. | Mitrofanov, Evgenii V. | Shah, Toral
Source: Вестник Томского государственного университета. Управление, вычислительная техника и информатика. 2017. № 39. P. 85-93
Type: статьи в журналах
Date: 2017
Description: Fully delay testable circuits obtained by covering ROBDD nodes with Invert-AND-OR sub-circuits and Invert-ANDXOR sub-circuits implementing Shannon decomposition formula are considered. Algorithms of f ... More
  • «
  • ←
  • 1
  • →
  • »
^