Trojan Circuits masking and debugging of combinational circuits with LUT insertion

doi:10.1109/AQTR.2018.8402793

Эндаумент фонд ТГУ!
Впиши своё имя в историю университета
- Сделать пожертвование -

Add to "Quick Collection"

Description	Size	Format
Trojan Circuits masking and debugging of combinational circuits with LUT insertion	2 MB	Adobe Acrobat PDF	Read	Download
DOI Доступ к ресурсу на сайте издателя			10.1109/AQTR.2018.8402793

#последовательностные схемы

#вредоносные подсхемы

#ROBDD-графы

Title: Trojan Circuits masking and debugging of combinational circuits with LUT insertion
Creator: Matrosova, Anjela Yu.
|
Ostanin, Sergey A.
Date: 2018
DOI: 10.1109/AQTR.2018.8402793
Description: It is extremely difficult to provide 100% correctness of fabricated high performance circuits. Manufactured circuits may have logical and electrical bugs, Trojan Circuits (TCs) inclusions and so on. Sometimes it is necessary to execute slight correction of the circuit specification. If there is in-field programmability in the circuits, they may be rectified. Here partially programmable circuits are considered. They are derived from gate circuits by covering some sub-circuits by look up tables (LUTs). Some LUTs have one free input and use reserved line. The way of selection of sub-circuits oriented to masking TCs or masking arbitrary logic faults on gate circuit lines is suggested. The selection is based on using observability estimations of internal circuit lines. Note that the internal line observability estimation represents at the same time determined area (its portion in Boolean space) of the incompletely specified Boolean function corresponding to the line. We get the estimations applying operations on ROBDDs. ROBDDs are derived from gate circuit fragments. A combinational circuit (the combinational part of a sequential circuit) from gates is given. We cover its sub-circuits by LUTs either to mask TCs actions or to recover the circuit specification if faults are detected on the last stages of the circuit fabrication. Arbitrary logical faults on lines are possible, several lines may be fault, several TCs may be injected. Algorithm of reprogramming LUTs is developed, some experimental results are given.

Relationships: Show Relationship Browser for this Object
collection(s): Институт прикладной математики и компьютерных наук (c 01.09.2017 г.)
Identifier: смотреть в электронном каталоге НБ ТГУ
Type: статьи в сборниках
Source: 2018 IEEE International conference on automation, quality and testing, robotics (AQTR) : THETA 21st edition, 24th-26th May, Cluj-Napoca, Romania : proceedings. [S. l.], 2018. P. [1-6]
Language: eng

Created: 19-12-2018

1064 Visitors

822 Hits

267 Downloads

Институт прикладной математики и компьютерных наук (c 01.09.2017 г.) Trojan Circuits masking and debugging of combinational circuits with LUT insertion