

Proceedings of IEEE East-West Design & Test Symposium (EWDTS'2018)

Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.



Kazan, Russia, September 14 – 17, 2018

CONTENTS

Keynotes Speeches and Invited Reports	19
#016 Cost Effective Adaptive Voltage Scaling Using Path Delay Fault Testing Mahroo Zandrahimi, Philippe Debaud, Armand Castillejo, Zaid Al-Ars	22
#106 Impact of Resistive Open and Bridge Defects on the SET Robustness of Standard CMOS Combinational Logic Marko Andjelkovic, Zoran Stamenkovic, Milos Krstic, Rolf Kraemer	28
#108 Development of Resynthesis Flow for Improving Logical Masking Features of Combinational Circuits Alexander Stempkovskiy, Dmitry Telpukhov, Vladislav Nadolenko	34
#170 An Automatic Testbench Generator for Test Patterns Validation Slimane Boutobza, Sorin Popa, Andrea Costa	41
#051 Transmitter Output Impedance Calibration Method Melikyan Vazgen Sh., Baghramyan Bagrat E., Mkhitaryan Artur Kh., Ramazyan Anush Z., Hayrapetyan Andranik K., Trdatyan Arman S., Mkrtchyan Ara E., Melikyan Shavarsh V.	51
#008 The Fault Tolerant CMOS Logical Element of Matching for a Content-Addressable Memory Artem V. Antonyuka, Vladimir Ya. Stenin	59
#065 An Experimental Evaluation of Fault-Tolerant FPGA-based Robot Controller Jakub Podivinsky, Jakub Lojda, Zdenek Kotasek	63
#045 Design of Integrated Photonic Receiver with 20 GHz Bandwidth Based on 0.25- μ m SiGe BiCMOS technology Koryakovtsev A.S., Kokolov A.A., Sheyerman F.I., Babak L.I.	70
#053 Low Power, Low Offset, Area Efficient Comparator Design in Nanoscale CMOS Technology Melikyan Vazgen Sh., Mkhitaryan Artur Kh., Hayrapetyan Andranik K., Grigoryants Vardan P., Petrosyan Gegham A., Avetisyan Zaven M., Beglaryan Nune H.	75
#085 Fault Tolerance Properties of Systems Generated with the Use of High-Level Synthesis Jakub Lojda, Jakub Podivinsky, Zdenek Kotasek	80
#001 Implementation of the Continuous Monitoring System for Technical Condition of the St. Petersburg Arena Stadium Sliding Roof Andrei Belyi, Dmitry Efanov, German Osadchy, Dmitry Shestovitskiy	87

#182 A Journey from STIL to Verilog Slimane Boutobza, Sorin Popa, Andrea Costa	97
#009 Generalization of Floor Lifting for QC-LDPC Codes: Theoretical Properties and Applications Ilya Vorobyev, Nikita Polyanskii, German Svistunov, Sergey Egorov, Vasiliy Usatyuk	108
#002 The Use of Codes with Fixed Multiplicities of Detected Unidirectional and Asymmetrical Errors in the Process of Organizing Combinational Circuit Testing Dmitry Efanov, Valery Sapozhnikov, Vladimir Sapozhnikov	114
#023 The Implementation of High-Order Single-Step Integration Technique Into Circuit Simulator Gourary M.M., Rusakov S.G., Ulyanov S.L., Zharov M.M.	123
#121 Partial Dynamic Recon_figuration in an FPGA-based Fault-Tolerant System: Simulation-based Evaluation Richard Panek, Jakub Lojda, Jakub Podivinsky, Zdenek Kotasek	129
#025 Synthesis of the Algorithms for Adaptive Nonlinear Blocks in View of Finite Input Signal-to-Noise Ratio Artyushenko V. M., Volovach V. I.	135
#010 Formation of Interference from Power Circuits to Apparatus of Automation and Remote Control Victor Shamanov	140
#024 An FPGA-optimized Architecture of Variational Optical Flow Pavel Belyakov, Mikhael Nikiforov	147
#003 The Evaluation of Error Detection Probability at the Outputs of Combinational Circuits under Concurrent Error Detection on the Basis of Summation Codes Dmitry Efanov, Vladimir Sapozhnikov, Valery Sapozhnikov, Dmitry Plotnikov	154
#026 Synthesis of the Algorithms of Adaptive Nonlinear Signal Processing Using Robust Approach Artyushenko V. M., Volovach V. I.	159
#005 Self-Checking Concurrent Error Detection System Design Based on Boolean Complement Method to “1 out of 3” Code with Hardware Cost Optimization Valery Sapozhnikov, Vladimir Sapozhnikov, Dmitry Efanov, Dmitry Pivovarov	164

#017 A New Family of Controlled Ternary True Random Number Generators Rustam Latypov, Evgeni Stolov	170
#004 Practical Recommendations for Controlling of Angular Displacements of High-Rise and Large Span Elements of Civil Structures Andrei Belyi, German Osadchy, Kirill Dolinskiy	176
#006 Experimental Studies of Polynomial Codes in Concurrent Error Detection Systems of Combinational Logical Circuits Dmitry Efanov, Dmitry Plotnikov, Valery Sapozhnikov, Vladimir Sapozhnikov, Ruslan Abdullaev	184
#011 Using of Interval Analysis Algorithms for Technical Systems Optimization Problem Solving Olga Medvedeva, Svetlana Mustafina	191
#027 Analysis of Moment and Cumulant Description of non-Gaussian Random Processes, Signals and Noise Artyushenko V. M., Volovach V. I.	195
#007 Prognosis Service for Navigation Systems Regarding Time Parameters of Railroad Crossing Dmitry Efanov, Dmitry Plotnikov, German Osadchy	201
#019 Application of Monte Carlo Method in the Construction of Copolymerization Process Modeling Algorithm for the Continuous Mode in the Reactors Cascade Olga Medvedeva, Sofia Mustafina, Vladimir Mikhailov, Tatiana Mikhailova, Svetlana Mustafina	209
#013 Paradigms for Building Control Systems on Railroad Transport: from the Systems of Electrical Interlocking of Points and Light Signals to Smart Grid Train Movements Controlling Systems Dmitry Efanov, German Osadchy	213
#020 Design and Test of an Interference Cancellor for a GPS/GLONASS User's Navigation Equipment Ilya N. Kornilov	221
#014 Testing of Optical Sensors in Measuring Systems on Railway Marshalling Yard Dmitrii V. Efanov, German V. Osadchy, Valerii V. Khóroshev	225
#015 System of Designing Test Programs and Modeling of the Memory Microcircuits Aleksej Melikov, Aleksej Evdokimov, Aleksandr Shubovich, Sergej Volobuev	231

#021 Optimization of Conditional Diagnostics Algorithms for Railway Electric Switch Mechanism Using the Theory of Questionnaires with Failure Statistics Dmitrii V. Efanov, Valerii V. Khóroshev, German V. Osadchy, Andrei Belyi	237
#028 Application of Adaptive Algorithms for Measuring Temperature Current-Voltage Characteristics of Electronic Elements Alexander Ermachikhin, Vladimir Litvinov, Yuri Vorobyov, Aleksei Maslov	246
#029 Adaptive Signal Processing Nonlinear Block with Quadrature Generators under Influence Broadband Noise Artyushenko V. M., Volovach V. I.	251
#031 Checking Robustness of Web Services based on the Parallel Composition Of Partial Timed Finite State Machines Ekaterina Shirokova	256
#033 Model and FPGA Implementation of Pseudorandom Sequence Generators Based on Invertible Matrices Vjacheslav M. Zakharov, Sergei V. Shalagin, Bulat F. Eminov	262
#034 Generators of the Binary Inverse-Segment Pseudo-Random Sequences Valery Pesoshin, Valery Kuznetsov, Artyom Gumirov, Darya Shirshova	268
#041 New Architecture of Monitoring Systems of Train Traffic Control Devices at Wayside Stations Dmitry Efanov	276
#044 Getting the Emotional Coloring of Videos for Further Teaching of Neural Networks Olga Medvedeva, Dmitry Petrov, Sofia Mustafina, Rustam Salavatov, Svetlana Mustafina	281
#048 Sampling Theorem in Frequency Domain for the Finite Spectrum Gamlet S. Khanyan	284
#050 Effect of Narrow-band Noise on Adaptive Signal Processing by Nonlinear Blocks with Quadrature Generators Artyushenko V. M., Volovach V. I., Budilov V. N.	290
#052 Statistical Investigation of Image Processing Algorithms Characteristics Automation Kolchaev D.A., Loginov A.A., Nikiforov M.B.	296
#032 Piezoelectric Cantilever in the Device for Extraction Energy from the Water Flow Valery Zibrov, Mikhail Molev, Irina Zanina, Aleksey Iliev	303
#055 Wearable Artificial Kidney Design Principles Bazaev N. A., Putrya B. M., Zhilo N. M., Grinval'd V.M.	307
#056 Evolution of Forward and Inverse Discrete Fourier Transform Olga Ponomareva, Alexey Ponomarev, Vladimir Ponomarev	313

#057 Usage of Genetic Algorithms for Educational Tests Adaptation Nikolai Prokopyev	319
#153 Inverse Sets in Pattern Recognition Alexei Mikhailov, Mikhail Karavay	323
#135 Input and Output Generation for the Verification of ALU: a Use Case Ondrej Cekan, Richard Panek, Zdenek Kotasek	331
#115 Parallel Computations in Two-Dimensional Adaptive Antenna Arrays Victor I. Djigan, Boris I. Shakhtarin, Konstantin P. Likhoedenko, Yuliya Sidorkina	337
#112 Pseudo-Exhaustive Random Access Memory Testing Based on March Tests with Random Background Variation Ireneusz Mrozek, Vyacheslav Yarmolik	344
#102 Multi-Run March Tests for Pattern Sensitive Faults in RAM Eugenia Buslowska, Vyacheslav Yarmolik	352
#087 Test Derivation for the Software Defined Networking Platforms: Novel Fault Models and Test Completeness Nina Yevtushenko, Igor Burdonov, Alexandre Kossachev, Jorge Lypez, Natalia Kushik, Djamel Zeghlache	358
#058 Window-Presum Parametric Discrete Fourier Transform Olga Ponomareva, Alexey Ponomarev, Natalia Ponomareva	364
#061 Estimation of Storage Life of Electronic Components Based on Degradation Analysis Koulibaba A.Ya., Shtukarev A.Yu., Sashov A.A., Yushin O.V.	369
#062 Incoming Inspection of FPGAs Alexander Ogurtsov, Michael Krasnov, Oleg Martynov	373
#064 The Deterministic-Statistical Model of a MIMO System Signal Propagation Indoors Anastasia A. Vaganova, Natalia N. Kisel, Andrey I. Panychev	378
#066 Design of Two-Valued and Multivalued Current Digital Adders Based on the Mathematical Tool of Linear Algebra Nikolay Butyrlagin, Nikolay Prokopenko, Nikolay Chernov, Vladislav Yugai	384
#069 Method of Selecting an Optimal Activation Function in Perceptron for Recognition of Simple Objects Regina Latypova, Dmitrii Tumakov	390
#071 Ant Algorithm for Determining of Critical Connections in VLSI Dmitry Zaporozhets, Daria Zaruba, Elmar Kuliev	395

#076 Digital Recursive Filters for Building Thermal Modelling Iskander Gilmanshin, Ramil Shaimukhametov, Vladimir Strekalov	401
#086 Implementation of Software-Defined Network Nodes Based on Ultra-Low Power Microcontrollers for VANET Mikhail Yurchenko, Mikhail Buinevich, Andrey Laptev, Andrey Stepanov, Kirill Tarasov, Andrei Vladyko	405
#091 Development of Time-Varying PLL Macromodel for Jitter Evaluation Gourary M.M., Rusakov S.G., Ulyanov S.L., Zharov M.M.	411
#092 Assurance of Fault-Tolerance in Bit-Stream Computing Converters Gulin A.I., Safyannikov N.M., Bureneva O.I., Kaydanovich A.Yu.	418
#093 Estimation to Efficiency of the Using of Anti-Alias Filter in the A/D Interface of Instrumentation and Control Systems Leontiy K. Samoylov, Nikolay N. Prokopenko, Anna V. Bugakova	422
#094 Triple Modular Sum Code as a New Code for the Tasks of Checkable Automation System Synthesis Dmitriy Efanov	426
#095 Taxonomy of Small-Scale Fading Models Vladislav Lesnikov, Tatiana Naumovich, Alexander Chastikov	431
#097 Formal Description of Possible Input Logical Signal Data Sequences for Digital Systems and Their Blocks Alexander Ivannikov, Nikolay Levchenko, Irina Romanova	438
#098 Use of Systematic Code Based on Data Bits Weighing for Concurrent Error Detection Considering Error Structure Analysis Anton Bliudov, Vyacheslav Dmitriev, Ilya Nazarov, Konstantin Kovalyov	433
#099 Estimation of the Significance of Parameters Variation in the Electronic Equipment Monitoring and Diagnostics System Sergey A. Panychev, Vyacheslav F. Guzik, Anatoly P. Samoylenko, Andrey I. Panychev, Anastasia A. Vaganova	450
#100 Security Threats in Mobile Cognitive Radio Networks Trubin I.S.	456
#101 Automated Data Acquisition System from Industrial Machines Sergei Kalabanov, Rinat Shagiev, Rashid Ishmuratov	462
#104 Energy Saving Low Cost Autodyne Short-Range Motion Sensor Elena Shirokova, Igor Shirokov, Andrey Azarov	467

#105 Circuit Partitioning Problem Clustering Method Based on Adjacency Matrix Unification Kureichik V. M., Safronenkova I. B.	471
#088 Objects Discernibility Improvement as Part of Unmanned Vessel Control System Denis Nacharov, Yurii Mikhayluk, Vladimir Iskiv	475
#080 Compact Microstrip Antenna with an Air Gap Denis A. Letavin	480
#077 The Development of Automated Systems of the Vehicle Input Flow Operation at Multimodal Terminal Complexes as a Way to Increase the Terminal Process's Rhythmicity Natalia A. Goncharova	484
#070 Designing the Symmetrical Eight-Tooth-Shaped Microstrip Antenna for Wi-Fi Applications Angelina Markina, Dmitrii Tumakov, Nikolai Pleshchinskii	491
#082 Antenna in Microstrip Version for Use in RFID Applications Hung Luu Quang, Tai Pham Trong, Cuong Nguyen the, Trang Nguyen Hoang Thuy	496
#081 Development of Compact Coupler Devices on Microstrip Structures with Different Substrate Thicknesses Denis A. Letavin	500
#067 Designing a Koch-type Wire Antenna by Regression Analysis Garnik Abgaryan, Dmitrii Tumakov	504
#083 Band-Pass Filter with Two L-Shaped Resonators Khiem Nguyen Khac, Nikolay S. Knyazev, Vuong Le Quoc, Hung Luu Quang	508
#039 Algorithm of Solution an Optimal Control Problem for Elliptic Differential Equations with m-Point Bitsadze-Samarski Conditions David Devadze, Hamlet Meladze	512
#022 Testing the Short-term Blood Glucose Prediction Algorithm Using DirecNet Clinical Database Rudenko P.A., Pozhar K.V., Litinskaia E.L., Bazaev N.A., Denisov M.V.	519
#042 Computational Fluid Dynamics Simulation of the Sputnik Pediatric Rotary Blood Pump Dmitry Telyshev, Maxim Denisov, Anna Satyukova, Tatyana Le	523
#084 Development of Intelligent Smart Bicycle Control System Irina Makarova, Polina Buyvol, Ksenia Shubenkova, Eduard Tsybunov, Aleksey Boyko	529
#089 Conditions of Stability of Vertical Cylindrical Soft Shell Bekmurzaev L.A., Byrdina M.V., Mitsik M.F., Grigoryeva G.B.	537

#090 Algorithm for the Formation of a Training Set for a Neural Network on the Recognition of Chart Patterns Galim Z. Vakhitov, Zulfira A. Enikeeva, Sumbel K. Enikeeva	542
#063 Formula Markup Algorithm for Search in Scientific Documents Eugeny Birialtsev, Alexander Gusenkov, Olga Zhibrik, Polina Gusenkova, Yana Palacheva	547
#036 About one Mathematical Model of Project Management George Abuselidze, Nino Devadze, Tamta Kakhidze	554
#114 Localization of Barcodes Using Artificial Neural Network Ventsov N.N., Podkolzina L.A.	558
#146 A Processor Optimization Framework for a Selected Application Jakub Podivinsky, Ondrej Cekan, Martin Krcma, Radek Burget, Tomas Hruska, Zdenek Kotasek	564
#154 The Technique of Fast Power Analysis for FinFET Standard Cells Korshunov A.V., Ilin S.A.	575
#156 Compact SPICE Models of the Standard Layout Fragments in LSI Interconnections Petrosyants K.O., Ryabov N.I., Batarueva E.	580
#157 Using MISR as Countermeasure Against Scan-based Side-channel Attacks Satyadev Ahlawat, Darshit Vaghani, Naveen Bazardy, Virendra Singh	585
#158 Implementation of Memory Static, Coupling and Dynamic Fault Models at the Register Transfer Level Davit Hayrapetyan, Aleksandr Manukyan, Grigor Tshagharyan	591
#160 Firmware Generation Architecture for Memory BIST Sargsyan D.	595
#161 The High Resolution Ultrasonic Well Imager Kamil Yusupov, Victor Kosarev, Adel Akchurin, Bulat Nasyrtdinov, Alexander Starovoytov, Ekaterina Yachmeneva, Airat Mukhametzyanov, Marsel Khamiev	599
#163 Design of Digital Gloves with Feedback for VR Marat Shigapov, Vlada Kugurakova, Evgenyi Zykov	604
#164 Prediction of High-Temperature Operation (up to +300°C) of Reference Voltage Source Built with Temperature-Tolerant Production Technology Lev M. Sambursky, Dmitry A. Parfenov, Mamed R. Ismail-zade, Alexander S. Boldov, Borislav S. Dubyaga	609

#165 Using a Tableau Method for Checking the Database Logical Structure Correctness Gennady V.Svetlov, Natalya N. Grinchenko, Aleksey I. Baranchikov, Nataliy S. Fokina, Boris V. Kostrov	614
#166 The Automatic Algorithms' Adaptation Method for Embedded Multi-Core Configurations Alexey N. Ivutin, Alexander S. Novikov, Anna G. Troshina	619
#167 Image Search by Content System Development Valentina Potapova, Andrey Tarasov, Nataliya Grinchenko	625
#111 Development of a Complex Model for VoIP Technology with the Possibility of Application in 5G Networks Alexey Volkov, Said Muratchaev, Aleksandr Baskakov, Elena Volkova	630
#120 Modification and Acceleration of the Detection Objects Algorithm by Interactively Set Color and Texture Attributes Priorov A.L., Maksimovskiy A.S., Bryukhanov Yu.A.	635
#122 High quality factor 5.0 Gbps CTLE circuit for SERDES serial links Melikyan Vazgen Sh., Petrosyan Arman S., Khachikyan Karen T., Trdatyan Arman S., Matevosyan Arshavir V., Martirosyan Armen A., Musayelyan Ruben H., Hakobyan David K.	641
#123 Fault-tolerant Synchronous FSM Network Design for Path Delay Faults Ostanin S., Andreeva V., Butorina N., Tretyakov D.	645
#124 Solutions to Problem of CAM Overflow in the Parallel Dataflow Computing System "Buran" Levchenko N.N., Okunev A.S., Zmejev D.N.	649
#125 Global Distributed Associative Environment - Evolution of Parallel Dataflow Computing System "Buran" Ivannikov A.D., Levchenko N.N., Okunev A.S., Stempkovsky A.L., Zmejev D.N.	655
#126 Average Number of Orders Calculation Concerning Diagnostic Test of Measuring Controllers During Permanent Monitoring Performance Based on Stationary Model of Queueing System Dmitry Efanov, German Osadchy, Dmitry Plotnikov	660
#127 Estimation of the Cramer-Rao Bound for Radio Direction-Finding on the Azimuth and Elevation of Planar Antenna Arrays of the Symmetric Form Nechaev Yu.B., Peshkov I.W., Fortunova N.A.	671
#128 Method for Speeding a Differential Operational Amplifier in the Invert Connection Circuit Nikolay N. Prokopenko, Anna V. Bugakova, Petr S. Budyakov, Aleksandr I. Serebryakov	676

#129 Process Variation Detection and Self-Calibration Method for High-Speed Serial Links Melikyan Vazgen Sh., Martirosyan Armen A., Sahakyan Arthur S., Avetisyan Zaven M., Trdatyan Arman S., Khachikyan Karen T., Petrosyan Arman S., Grigoryan Manvel T.	681
#130 Direct Sequence Spread Spectrum System Noise and Interference Immunity Analysis Andrey Tikhomirov, Elena Omelyanchuk, Anastasia Semenova, Alexey Smirnov, Alexander Bakhtin	685
#132 Speed Increasing of FOE Calculation in Autonomous Vehicle Control Systems Kolupaev A.V., Kurbatova E.E., Metelyov A.P., Kharina N.L.	691
#134 An Approach to Testing the Hardware Modules of Locomotive Driver Console Simulator Andrey V. Chernov, Dmitry N. Chupiy, Alexander A. Alexandrov, Artem M Miroshnikov	695
#138 Neural Networks Associated with the “Black Box” Models of Non-Linear Dynamic Systems Elena Solovyeva	699
#139 Analysis of the Amplitude and Phase-Manipulated Signals of Automation Devices via Bluetooth Technology Dmitry Sedykh, Michael Gordon, Denis Zuyev, Alexandr Skorokhodov	703
#140 Design and Test Issues of a SOI CMOS Voltage Controlled Oscillators for Radiation Tolerant Frequency Synthesizers Denis Sotskov, Galina Nazarova, Dmitry Amburkin, Nikolay Usachev, Vadim Elesin, Konstantin Amburkin, George Chukov, Alexander Nikiforov	711
#141 A Model of LoRaWAN Communication in Class A for Design Automation of Wireless Sensor Networks Based on the IoT Paradigm Sergey Mosin	716
#142 Automatic System of Intelligent Seed Rate Control for Selection Seeders Maksim A. Litvinov, Maksim N. Moskovskiy, Igor G. Smirnov	722
#143 Forming Patch Functions and Combinational Circuit Rectification Matrosova A., Chernyshov S., Goshin G., Kudin D.	726
#144 About Possibility of Magneto-optical / Magnetophotonic Structures Making of Micro- and Nano- Level Dmitry A. Bezuglov, Larissa V. Cherckesova, Marina Yu. Zvezdina, Julia A. Shokova, Boris A. Akishin, Vitaly M. Porksheyan, Irina S. Trubchik, Peotr S. Budyakov	731
#145 Compact Digital Orientation Module for Borehole Logging Tools Kamil Yusupov, Victor Kosarev, Airat Mukhametzhanov, Elena Philippova, Alexander Gavrilov, Anvar Safiullin, Maksim Vakhitov, Alexander Starovoytov, Denis Klygach	739

#147 Estimation of Navigation Signal Carrier Phase in Multipath Environment Alexander Fridman	743
#148 The Low-temperature Radiation-Hardened Analog Interfaces of Sensors on the Base of BiJFET Array Chips Alexey E. Titov, Ilya V. Pakhomov, Aleksandr I. Serebryakov	749
#169 DPSK-QAM Combination as a Signal Set for Spectrally Efficient Noncoherent Communication Alexander B. Sergienko	754
#173 SPICE Simulation of Total Dose and Aging Effects in MOSFET Circuits Petrosyants K.O., Kharitonov I.A.	760
#174 Experimental Research of the Mode of Quantum Keys Distribution Pljonkin Anton	766
#176 A Methodology to Validate the On-Chip Buses of a Microcontroller Meghashyam Ashwathnarayan, Jayakrishna Guddeti	770
#178 Study of Execution Efficiency of Implementation Versions of Sparse Matrices Multiplication Algorithm on Parallel Dataflow Computing System "Buran" Levchenko N.N., Okunev A.S., Zmejev D.N.	776
#179 Compact Four-Stub Coupler Denis A. Letavin, Victor A. Chechetkin, Yuriy E. Mitelman	782
#181 Evaluation of Code-Word Subsets to Ensure the Self-testing Property of a Checker Natalia Butorina, Yulia Burkatovskaya, Elena Pakhomova	786
#183 Deep Learning for Region Detection in High-Resolution Aerial Images Vladimir V. Khryashchev, Vladimir A. Pavlov, Andrey Priorov, Anna A. Ostrovskaya	792
#184 Sensitivity analysis of the equivalent direct form of IIR digital filters Vladislav Lesnikov, Tatiana Naumovich, Alexander Chastikov	797
#185 Stability Verification of Statistical Methods for Signal Separation Valery Zasov	803
#186 Recursive Identification of Complex-Valued Weights Linear Dynamical Systems of Fractional Order with Errors-in-Variables Ivanov D.V., Nikishchenkov S.A., Zharkova A.A., Kuchinsky A.V., Ilmushkin A.A.	808
#187 Algorithm for Separating GNSS Signals Into Components Alexey Malyshev, Ivan Malay, Mikhail Ozerov	814
#188 Methods of EVM Measurement and Calibration Algorithms for Measuring Instruments Alexey Malyshev, Ivan Malay, Leonid Selin	818
#192 Numerical Model, Algorithms and Software for Quantitative Estimation of Implosion Impulse-Amplitude Action on Porous-Fractured Medium in Well Bottom Zone Vladimir Konyukhov, Ivan Konyukhov, Anatolii Chekalin	823
#189 Synthesis of Reflectivity Measurement Conditions for Pyramidal Radio Absorbing Materials in Free Space Nikolay Anyutin, Ivan Malay, Andrey Titarenko, Alexey Malyshev	830

#190 Reconstruction Algorithm of Electromagnetic Field in Case of Elliptic Polarization of Near-Field Probe Nikolay Anyutin, Ivan Malay, Alexey Malyshev	834
#150 SubTHz and THz-bands Radioelectronic Devices Creation Working in Low Temperatures Conditions of Near Space and Arctic/Antarctic Regions Dmitry A. Bezuglov, Larissa V. Cherkesova, Marina Yu. Zvezdina, Julia A. Shokova, Boris A. Akishin, Vitaly M. Porksheyev, Nikolay N. Prokopenko	838
#151 An Approach to Autofocus in Car-borne Radar Imaging Systems Vyacheslav Androssov, Sergey Vityazev, Aleksei Kharin, and Vladimir Vityazev	847
#116 Research and Design of Differential Gas Temperature Measurement System for Gas-Turbine Engines Zhanna Sukhinets, Anton Sukhinets, Mikhail Mekhrengin, Artur Gulin, Nikolai Prokopenko, Oleg Dvornikov	851
#117 Closed-Form Average ROC Curve Expression for Energy-Based Signal Detection In Presence of κ - μ Shadowed Fading Aleksey S. Gvozdarev, Tatiana K. Artemova	856
#131 IT Support for Non-Invasive Monitoring of Blood Glucose System Nikolay Kascheev, Oleg Kozyrev, Alexey Vanyagin	862
#109 Some of the New Indicators in Genetic Algorithms for the Traveling Salesman Problem Kureichik V. M., Logunova J.A.	867
#155 Solution of an Optimal Control Problem for Helmholtz Equations with m-Point Nonlocal Boundary Conditions by means Mathcad Marina Abashidze, Vakhtang Beridze	871
#110 Development of Sensor for Spectral Monitoring of Combustion Processes in Gas-Turbine Engines Mikhail Mekhrengin, Igor Meshkovskii, Anton Sukhinets, Vladislav Guryev, Daniil Smirnov	876
#133 Analysis of the Computational Complexity of Algorithms for Phonemic Transcription Dmitriy Prozorov, Alexandra Tatarinova	880
#136 Building Test Speech Dataset on Russian Language for Spoken Document Retrieval Task Alexandra Tatarinova, Dmitriy Prozorov	884
#171 The Developing of Targets Tracking Complex Andrey Tarasov, Potapova Valentina, Belyakov Pavel, Melnik Olga	888
#111 Improvement of the Design of a Microprocessor-Based Power Supply Control System of an Internal Combustion Engine Solovyov S.G., Milutin E.R., Ryzhikov V.A.	893
#049 Parametrically Excited Microelectromechanical System in Navigation Problems Vladimir Bogolyubov, Lyalya Bakhtieva	897
AUTHORS INDEX	901

Fault-tolerant Synchronous FSM Network Design for Path Delay Faults¹

S. Ostanin, V. Andreeva, N. Butorina, D. Tretyakov

Tomsk State University, Russia

sergeiostanin@yandex.ru, avv.21@mail.ru, nnatta07@mail.ru, agronya@gmail.com

Abstract

The use of modern high-speed electronic devices in high-tech industries requires high reliability of these devices. External factors such as radiation, high temperature, etc., often lead to the appearance of so-called soft faults of transient or intermittent. Such faults do not cause irrevocable changes in the equipment, and their manifestation lasts a limited time, not more than one clock cycle as a rule. Nevertheless it can affect the correct operation of the device. The accumulation of even small delays of gates in high-speed circuit along the path from the circuit input to the output can lead to an incorrect output signal. Such faults are called path delay faults. In this paper, we propose a method of fault-tolerant FSM network design for path delay faults, based on the use of a self-checking FSM network and a FSM network that implements the basic functionality without additional properties.

1. Introduction

In modern space, military, medical and etc. industries the requirements for the reliability of hardware are increased. Continuous improvements in CMOS technology, included in the nanometer scale, led to quantum mechanical effects, creating many technological problems for further scaling of CMOS devices. Nano-scale devices are limited to higher defect coefficients and increased susceptibility to soft errors (intermittent or transient).

A high level of circuit integration, high-frequency operation and low voltage in high-performance integrated circuits can occur wrongful delays. They cannot always be detected with use of the classical model of stuck-at faults. A path delay fault model (PDF) is one of the most common and useful delay models in practice [1]. In this model, it is taken into

account that small delays of gates during the path and connections between them can accumulate and summarized delay may exceed the permissible level for the entire circuit. This causes incorrect operation of the circuit.

The triple modular redundancy (TMR) [2] is one of the most common methods of providing fault tolerance. The main idea of TMR is to combine three identical copies of the circuit and by majority vote determine the output of the system. The main difficulties in TMR are the voters (if the voter fails, the full system does not work) and high overhead.

The authors in [3] propose a method of fault tolerance for sequential circuits based on finite states machine (FSM). This method involves the addition of redundant equivalent states to protect states with a high probability of occurrence. The added states ensure that all single errors appearing in the high-state state variables or their combinational logic are protected. Tolerance for all single faults in the state variables of high frequency states or in their combinational logic is guaranteed by the added states.

Various options of fault-tolerant systems based on two replicas of the self-checking circuit [4]–[7] is proposed in [8]–[15].

In the papers [13]–[15], design of fault-tolerant circuits (combinational or sequential) based on self-checking module and unprotected for stuck-at faults and path delay faults with low overhead in comparison with architectures suggested in [10], [12] are considered.

We offer a new fault-tolerant architecture for synchronous FSM networks, in which there are two blocks: a self-checking FSM network and the usual one without additional properties. Single PDFs are considered, the duration of which does not exceed one clock cycle. A modification of self-checking FSM network for PDFs proposed in [16] is used. This approach allows to reduce hardware overhead due to the fact that in the self-checking FSM network only the

¹ The reported study was partially supported by Russian Science Foundation, research project №14-19-00218.

output FSMs are observed, which allows reducing the number of checkers, and reduces expenses on the entire fault-tolerant architecture.

This paper is structured as follows. In Section 2 the self-checking synchronous FSM network for path delay faults is described. Section 3 gives the fault-tolerant synchronous FSM network design. Finally, conclusions are drawn in Section 4.

2. Self-checking Synchronous FSM Network Design

In [16] a technique for self-checking synchronous FSM network design for PDFs is proposed. Checkers only observe FSM outputs, whose output lines are simultaneously the output lines of the network as a whole. Delays in single paths from the inputs to the outputs of each FSM are considered. Monotonous implementation of FSM allows multilevel or factorized logic synthesis. Both of them provide a unidirectional manifestation of PDFs on the output lines of the corresponding FSM. The monotonous implementation is derived from the FSM description in the form of State Transition Graph (STG) using the m -out-of- n code of its states and the minor expansion of the STG products.

For an arbitrary FSM network N with r component to obtain the following self-checking synchronous FSM network N^S (Fig. 1).

The additional parity output (po_i) for each FSM prevents a bidirectional propagation of PDFs through the next state outputs. The presence of an additional output is only necessary if it is allowed that the fault lasts more than one clock cycle. Since if the fault has manifested itself at the outputs of the combination part of FSM corresponding to the feedback lines, then the presence of this fault by 2, 3, etc. cycles can lead to bidirectional changes of outputs even for monotonous implementation of FSM. Therefore, this manifestation will be immediately detected by an additional output. If we assume that the duration of the fault is not more than one cycle, then it is possible to implement without an additional output with preservation of the self-checking property.

This architecture allows to reduce hardware redundancy in comparison with the implementation of the network of self-checking FSMs due to the fact that checkers are used only for FSM outputs, whose output lines are simultaneously the output lines of the network as a whole.




Figure 1. Self-checking synchronous FSM network

3. Fault-tolerant Synchronous FSM Network Design

The architecture of the fault-tolerant synchronous FSM network based on the architecture [15] is suggested (Fig. 2). Within this architecture, three basic blocks can be distinguished: **FSM-Net**, **SC-FSM-Net** and **MUX**. It is only possible to malfunction one unit at a time. The impact of a fault is limited to one clock cycle of the network working.

FSM-Net is a synchronous FSM network that embodies the basic functionality, each component of this block can have an arbitrary implementation. The outputs **output1** and **output2** are supplied to the input of the multiplexer (**MUX**). Arbitrary faults that change the output signals of the **FSM-Net** are admissible.

SC-FSM-Net is a self-checking synchronous FSM network constructed in accordance with the method [17]. In this architecture only the outputs of such network components are observed whose outputs are the outputs of the network as a whole. We call them output FSMs. Let l is a number of output FSMs. Inspection of these outputs is carried out by checkers of one of the unordered codes. For example, by checkers of constant-weight codes (**Checker1**, **Checker2**). The outputs of all checkers are connected to the input of the




Figure 2. Fault-tolerant synchronous FSM network

(1, 21)-code checker (**Checker3**), which transmits the signal about network correctness (malfunction) to the input of the multiplexer.

Each component of the **SC-FSM-Net** network is implemented by a self-checking sequential circuit. A self-checking property is provided for faults at the poles of circuit gates, flip-flops and circuit primary inputs resulting in unidirectional errors at the outputs. The internal states of the FSM are encoded with a constant-weight code. The input states are also encoded by a constant-weight code (or if the input states are already encoded, additional input variables are added in order for the input vectors to become unordered). The output states are encoded in a special way only for those FSMs whose outputs are outputs of network, the constant-weight code or Berger code is used. Further, the structural description of the FSM (obtained after encoding) is minimized by replacing the symbol "0" with "--" in the input cubes. One of the methods which

ensures an unidirectional manifestation of stuck-at faults at the outputs of the circuit is used as a method of structural synthesis.

Only one **FSM** in **SC-FSM-Net** can be faulty. Single PDFs for paths that connect an arbitrary input of the combinational part of **FSM_i'** to one of its outputs are considered. The occurrence of such faults is limited to one clock cycle. These faults manifest itself as one-bit errors at the output of the combinational part of FSM. The effects of such faults can either disappear without change the correct behavior of the network, or cause unidirectional error at the outputs of the FSM. The unidirectional errors at the outputs of one internal FSM at the next clock cycles can cause the unidirectional errors at the outputs of one or more output FSMs and will be detected by the checkers. Also arbitrary faults of the checkers are allowed, since they do not change the correct functioning of the network.

MUX is a multiplexer that realizes switching of the primary outputs of FSM network (**output₁**, **output₂**) between the outputs of **FSM-Net** (**output₁'**, **output₂'**) and the outputs of **SC-FSM-Net** (**output₁'**, **output₂'**), depending on the values coming from the checker (in Fig. 2 – **Checker₃**). The acceptable faults of the multiplexer are faults resulting in an incorrect switching between the outputs of **FSM-Net** and **SC-FSM-Net**. Since these units are fault free and it does not matter where the signal to the network primary output comes from.

4. Conclusion

A method of fault-tolerant FSM network design for path delay faults based on the use of a self-checking FSM network and a FSM network that implements the basic functionality without additional properties was proposed.

This approach allows to reduce hardware overhead due to the fact that in the self-checking FSM network only the output FSMs are observed, which allows reducing the number of checkers, and reduces expenses on the entire fault-tolerant architecture.

5. References

- [1] A. Krstić and K.-T. Cheng, *Delay Fault Testing for VLSI Circuits*, vol. 14. Boston, MA: Springer US, 1998.
- [2] J. V. Neumann, "Probabilistic logics and the synthesis of reliable from unreliable components," *Automata Studies*, vol. 34, pp. 43–98, 1958.
- [3] A. H. El-Maleh and A. S. Al-Qahtani, "A finite state machine based fault tolerance technique for sequential circuits," *Microelectronics Reliability*, vol. 54, no. 3, pp. 654–661, Mar. 2014.
- [4] F. Y. Busaba and P. K. Lala, "Self-checking combinational circuit design for single and unidirectional multibit error," *J Electron Test*, vol. 5, no. 1, pp. 19–28, Feb. 1994.
- [5] A. Matrosova and S. Ostanin, "Self-Checking Synchronous FSM Network Design," in *Proceedings of the 4th IEEE International On-Line Testing Workshop (IOLTW)*, Capri, Italy, 1998, pp. 162–166.
- [6] D. V. Efanov, G. M. Groshev, and O. B. Malikov, "Ways to set up a concurrent error detection system for logical circuits without memory," *Russian Electrical Engineering*, vol. 87, no. 5, pp. 286–288, May 2016.
- [7] V. Sapozhnikov, V. Sapozhnikov, and D. Efanov, "Concurrent error detection of combinational circuits by the method of boolean complement on the base of "2-out-of-4 " code," in *Proc. 2016 IEEE East-West Design Test Symposium (EWDTS)*, 2016, pp. 1–8.
- [8] M. Cassel and F. Lima, "Evaluating one-hot encoding finite state machines for SEU reliability in SRAM-based FPGAs," in *Proc. of the 12th IEEE International On-Line Testing Symposium (IOLTS'06)*, 2006, pp. 139–144.
- [9] I. Levin, A. Matrosova, and S. Ostanin, "Survivable self-checking sequential circuits," in *Proc. of IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems*, 2001, pp. 395–402.
- [10] M. Lubaszewski and B. Courtois, "A reliable fail-safe system," *IEEE Transactions on Computers*, vol. 47, no. 2, pp. 236–241, Feb. 1998.
- [11] A. Matrosova, V. Andreeva, and Y. Sedov, "Survivable Discrete Circuits Design," in *Proc. IEEE International On-Line Testing Workshop (IOLTW)*, 2002, pp. 13–17.
- [12] A. Matrosova, S. Ostanin, I. Kirienko, and E. Nikolaeva, "Fault-tolerant high performance scheme design," in *Proc. IEEE East-West Design Test Symposium (EWDTS)*, Batumi, Georgia, 2015, pp. 286–289.
- [13] S. Ostanin, I. Kirienko, and V. Lavrov, "A fault-tolerant combinational circuit design," in *Proc. IEEE East-West Design Test Symposium (EWDTS)*, 2015, pp. 302–305.
- [14] A. Matrosova, S. Ostanin, I. Kirienko, and E. Nikolaeva, "A fault-tolerant sequential circuit design for SAFs and PDFs soft errors," in *Proc. IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS)*, 2016, pp. 5–6.
- [15] S. Ostanin, A. Matrosova, N. Butorina, and V. Lavrov, "A fault-tolerant sequential circuit design for soft errors based on fault-secure circuit," in *Proc. IEEE East-West Design Test Symposium (EWDTS)*, 2016, pp. 1–4.
- [16] S. Ostanin, "Self-checking synchronous FSM network design for path delay faults," in *Proc. 2017 IEEE East-West Design Test Symposium (EWDTS)*, 2017, pp. 1–4.
- [17] A. Y. Matrosova, I. Levin, and S. A. Ostanin, "Self-checking Synchronous FSM Network Design with Low Overhead," *VLSI Design*, vol. 11, no. 1, pp. 47–58, 2000.